

WHAT IS CLAIMED IS:

1. A fraction frequency divider which divides  
an input signal by a frequency dividing number  $N/M$  of  
a ratio  $N/M$  of an integer  $M$  to  $N$  involving a decimal  
5 to output a frequency-divided signal, the divider  
comprising:

an integer setting section which sets an integer  
portion  $n$  of the frequency dividing number;

10 a decimal setting section which sets a decimal  
portion  $f$  of the frequency dividing number;

an accumulation/addition section including  
a decimal section which accumulates/adds a value of  
the decimal portion  $f$  in response to the outputted  
frequency-divided signal to provide a decimal value of  
15 an accumulation/addition result and an integer section  
to provide a carry signal;

an adder which adds the value of the integer  
portion  $n$  of the integer setting section and the value  
of the integer portion of the accumulation/addition  
20 result;

a dividing section which switches the frequency  
dividing number to a result obtained by the adder  
to divide the input signal and which outputs the  
frequency-divided signal;

25 a dividing number setting section which sets  
a number  $M_n$  of  $n$ -dividing operations to be performed,  
and a number  $M_{n+1}$  of  $n+1$ -dividing operations to be

performed, these numbers being obtained from a relation of the integers  $M$ ,  $N$ , and  $n$ ;

5 a counter section including a first counter which counts the number of performed  $n$ -dividing operations in response to the frequency-divided signal and a second counter which counts the number of performed  $n+1$ -dividing operations in response to the frequency-divided signal based on the carry signal of the integer section of the accumulation/addition section; and

10 a calculation processing section which sets the integer portion of the accumulation/addition result to one of 0 and 1 in accordance with a content of one of the first and second counters and which resets the first and second counters and the accumulation/addition section in accordance with the content of the other  
15 of the first and second counters and which sets the contents of the counters and the accumulation/addition section to 0.

2. The fraction frequency divider according to  
20 claim 1, wherein the calculation processing section sets the integer portion of the accumulation/addition result to 1, when the content of the first counter is  $Mn$ , and resets the first and second counters and the accumulation/addition section and sets the contents of  
25 the counters and the accumulation/addition section to 0, when the second counter indicates  $Mn+1$ .

3. The fraction frequency divider according to

claim 1, wherein the dividing number setting section obtains the number  $M_n$  of  $n$ -dividing operations to be performed and the number  $M_{n+1}$  of  $n+1$ -dividing operations to be performed by the following equations:

5            $N/M = n.f;$

$M = M_n + M_{n+1};$  and

$N = M_n \times n + M_{n+1} \times (n+1),$  where  $n$  denotes an integer and  $f$  denotes a decimal numeric value.

4. The fraction frequency divider according to  
10 claim 2, wherein the dividing number setting section obtains the number  $M_n$  of  $n$ -dividing operations to be performed and the number  $M_{n+1}$  of  $n+1$ -dividing operations to be performed by the following equations:

$N/M = n.f;$

15            $M = M_n + M_{n+1};$  and

$N = M_n \times n + M_{n+1} \times (n+1),$  where  $n$  denotes an integer and  $f$  denotes a decimal numeric value.

5. A large scale integration circuit for a video signal, comprising: a phase lock loop circuit which  
20 uses a phase lock loop to produce an audio clock for digital/analog-converting audio data from a video clock separated from an inputted composite video signal,

          wherein the phase lock loop circuit includes a frequency divider which divides an input clock  
25 signal, and

          the frequency divider divides an input signal by a frequency dividing number  $N/M$  of a ratio  $N/M$  of

an integer M to N involving a decimal to output  
a frequency-divided signal, and comprises:

an integer setting section which sets an integer  
portion n of the frequency dividing number;

5 a decimal setting section which sets a decimal  
portion f of the frequency dividing number;

an accumulation/addition section including  
a decimal section which accumulates/adds a value of  
the decimal portion f in response to the outputted  
10 frequency-divided signal to provide a decimal value of  
an accumulation/addition result and an integer section  
to provide a carry signal;

an adder which adds the value of the integer  
portion n of the integer setting section and the value  
15 of the integer portion of the accumulation/addition  
result;

a dividing section which switches the frequency  
dividing number to a result obtained by the adder  
to divide the input signal and which outputs the  
20 frequency-divided signal;

a dividing number setting section which sets  
a number  $M_n$  of n-dividing operations to be performed,  
and a number  $M_{n+1}$  of n+1-dividing operations to be  
performed, these numbers being obtained from a relation  
25 of the integers M, N, and n;

a counter section including a first counter which  
counts the number of performed n-dividing operations

in response to the frequency-divided signal and  
a second counter which counts the number of performed  
n+1-dividing operations in response to the frequency-  
divided signal based on the carry signal of the integer  
5 section of the accumulation/addition section; and

a calculation processing section which sets the  
integer portion of the accumulation/addition result to  
one of 0 and 1 in accordance with a content of one of  
the first and second counters and which resets the  
10 first and second counters and the accumulation/addition  
section in accordance with the content of the other  
of the first and second counters and which sets the  
contents of the counters and the accumulation/addition  
section to 0.

15 6. The large scale integration circuit for  
the video signal according to claim 5, wherein the  
calculation processing section sets the integer portion  
of the accumulation/addition result to 1, when the  
content of the first counter is  $M_n$ , and resets the  
20 first and second counters and the accumulation/addition  
section and sets the contents of the counters and the  
accumulation/addition section to 0, when the second  
counter indicates  $M_{n+1}$ .

25 7. A method of dividing an input signal by  
a frequency dividing number of a ratio  $N/M$  of  
an integer  $M$  to  $N$  involving a decimal to output  
a frequency-divided signal, the method comprising:

setting an integer portion  $n$  of the frequency  
dividing number;

setting a decimal portion  $f$  of the frequency  
dividing number;

5        accumulating/adding a value of the decimal portion  
       $f$  in response to the frequency-divided signal to  
      provide a decimal value of an accumulation/addition  
      result as a decimal portion and to provide a carry  
      signal as an integer portion;

10        adding the value of the set integer portion  $n$  and  
      the value of the integer portion of the accumulation/  
      addition result to provide an added value of an  
      integer;

      using the added value of the integer as a  
15       frequency dividing number to divide the input signal;

      setting a number  $M_n$  of  $n$ -dividing operations to be  
      performed, and a number  $M_{n+1}$  of  $n+1$ -dividing operations  
      to be performed, obtained from a relation of the  
      integers  $M$ ,  $N$ , and  $n$ ;

20        counting the number of performed  $n$ -dividing  
      operations in response to the frequency-divided signal  
      by a first counter, and counting the number of  
      performed  $n+1$ -dividing operations in response to the  
      frequency-divided signal by a second counter based on  
25       the value of the integer portion of the accumulation/  
      addition result; and

      fixing the integer portion of the

accumulation/addition result to 1, when the number of performed  $n$ -dividing operations is  $M_n$ , and resetting the first and second counters and the decimal portion and integer portion of the accumulation/addition result and setting the contents of the counters and the  
5 accumulation/addition section to 0, when the number of performed  $n+1$ -dividing operations is  $M_{n+1}$ .